

ABSTRACT OF THE DISCLOSURE

1 A semiconductor memory device is comprised of a
2 plurality of sense amplifiers. The sense amplifiers are
3 arranged in two amplifier columns. The two amplifier
4 columns are disposed between two cell columns of cell
5 plates. An address circuitry, an ATD circuitry, and a
6 delay circuitry are disposed between an input pin row and
7 the two cell columns. An ATD pulse synthesizer is
8 disposed between the two amplifier columns and spaced a
9 predetermined signal transmission path from the ATD and
10 delay circuitries.